Fabrication and characterization of metal-ferroelectric (PbZr0.6Ti0.4O3)- insulator (La2O3)-semiconductor capacitors for non-volatile memory applications by T. P. C. Juan
Fabrication and characterization of metal-ferroelectric
(PbZr0.6Ti0.4O3)-insulator (La2O3)-semiconductor capacitors for
nonvolatile memory applications
Trevor Pi-Chun Juan, Cheng-Li Lin, Wen-Chieh Shih, Chin-Chieh Yang, Joseph Ya-Min Lee et al. 
 
Citation: J. Appl. Phys. 105, 061625 (2009); doi: 10.1063/1.3055415 
View online: http://dx.doi.org/10.1063/1.3055415 
View Table of Contents: http://jap.aip.org/resource/1/JAPIAU/v105/i6 
Published by the American Institute of Physics. 
 
Related Articles
Electron detrapping in thin hafnium silicate and nitrided hafnium silicate gate dielectric stacks 
Appl. Phys. Lett. 100, 023501 (2012) 
A comprehensive study on the leakage current mechanisms of Pt/SrTiO3/Pt capacitor 
J. Appl. Phys. 111, 014503 (2012) 
Accurate evaluation of interface state density in SiC metal-oxide-semiconductor structures using surface
potential based on depletion capacitance 
J. Appl. Phys. 111, 014502 (2012) 
The origin and consequences of push-pull breakdown in series connected dielectrics 
Appl. Phys. Lett. 99, 263506 (2011) 
Coherence in a transmon qubit with epitaxial tunnel junctions 
Appl. Phys. Lett. 99, 262502 (2011) 
 
Additional information on J. Appl. Phys.
Journal Homepage: http://jap.aip.org/ 
Journal Information: http://jap.aip.org/about/about_the_journal 
Top downloads: http://jap.aip.org/features/most_downloaded 
Information for Authors: http://jap.aip.org/authors 
Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to AIP license or copyright; see http://jap.aip.org/about/rights_and_permissions
Fabrication and characterization of metal-ferroelectric
„PbZr0.6Ti0.4O3…-insulator „La2O3…-semiconductor capacitors for nonvolatile
memory applications
Trevor Pi-Chun Juan,1,a Cheng-Li Lin,2 Wen-Chieh Shih,3 Chin-Chieh Yang,3
Joseph Ya-Min Lee,3 Der-Chi Shye,4 and Jong-Hong Lu1
1Department of Materials Engineering, Mingchi University of Technology, Taishan, Taiwan 243, Republic of
China
2Department of Electronic Engineering, Feng Chia University, Taichung, Taiwan 407, Republic of China
3Department of Electrical Engineering, Institute of Electronic Engineering, Tsing-Hua University,
Hsinchu, Taiwan 300, Republic of China
4Department of Electronic Engineering, Mingchi University of Technology, Taishan, Taiwan 243, Republic
of China
Received 28 June 2008; accepted 20 October 2008; published online 16 March 2009
Metal-ferroelectric-insulator-semiconductor thin-film capacitors with PbZr0.6 ,Ti0.4O3 PZT
ferroelectric layer and high-k lanthanum oxide La2O3 insulator layer were fabricated. The
outdiffusion of atoms between La2O3 and silicon was examined by the secondary-ion-mass
spectroscopy. The size of memory window as a function of PZT annealing temperature was
discussed. The maximum memory window saturated to 0.7 V, which is close to the theoretical
memory window W2dfEc0.8 V with higher annealing temperatures above 700 °C. The
memory window starts to decrease due to charge injection when the sweep voltage is higher than 5
V at 600 °C-annealed samples. The C-V flatband voltage shift VFB as a function of charge
injection was characterized in this work. An energy band diagram of the Al /PZT / /La2O3 /p-Si
system was proposed to explain the memory window and the flatband voltage shift. © 2009
American Institute of Physics. DOI: 10.1063/1.3055415
I. INTRODUCTION
Ferroelectric memory field-effect transistors with a
metal-ferroelectric-insulator-silicon MFIS structure have
emerged as promising nonvolatile memory devices.1 How-
ever, before they can be utilized, the electrical properties of
MFIS capacitors such as memory window and leakage cur-
rent need to be better understood. The purpose of the insula-
tor layer in the MFIS structure is to prevent the reaction and
interdiffusion between the ferroelectric layer and silicon sub-
strate. The leakage current of MFIS structure is reduced by
the buffer insulating layer. Therefore, the retention property
can be improved.2 Before 2001, the insulators used in the
MFIS transistors were conventional SiO2 Ref. 3 and high-
binary oxides such as CeO2,4 TiO2,5 MgO,6 Al2O3,7 etc.
Recently high- lanthanide oxides are used as the insu-
lator layer.8 Some lanthanide oxides such as La2O3, Gd2O3,
and Lu2O3 are thermodynamically stable without forming
interface layer when in contact with Si.9,10 Another key cri-
terion for the selection of high- dielectric is the band offset
to Si. A dielectric with wide band offset reduces the conduc-
tion current of electrons and holes. Large conduction-band
offset for electron is shown at the La2O3 /Si interface than
that at the HfO2 /Si interfaces.11 In this study,
Al /PZT /La2O3 /Si MFIS thin-film capacitors were success-
fully fabricated. The thicknesses of PbZr0.6Ti0.4O3 PZT
and La2O3 are 160 and 16 nm, respectively. The size of
memory window was investigated and measured by the
capacitance-voltage C-V curves of MFIS capacitors. It was
found that the memory window increases with increasing the
annealing temperature. The experimental and the theoretical
memory windows of MFIS structures were discussed. The
flatband voltage shift due to the effect of charge injection
Vci Ref. 12 was also measured. An energy band diagram
of the Al /PZT / /La2O3 /p-Si system was proposed to explain
the memory window and the flatband voltage shift.
II. EXPERIMENT
P-type, 100-orientation, 4-in.-diameter silicon wafers
1–10  cm were used as the starting material. After stan-
dard RCA cleaning, the La2O3 thin films were deposited by
radio frequency rf magnetron sputtering in argon ambience
at room temperature. The flow rate of argon was 13.5 SCCM
SCCM denotes standard cubic centimeter per minute at
STP. The total pressure during deposition was 23 mTorr.
The PZT thin films were also deposited by rf magnetron
sputtering. The target was Pb1.1Zr0.6Ti0.4O3. The excess Pb
was used to compensate volatile PbO. Postdeposition rapid
thermal annealing PDA was performed at 600, 700, and
800 °C for 60 s in nitrogen with a flow rate of 3000 SCCM.
The thickness, refractive index, and energy band gap of
La2O3 thin films were measured using an n&k ellipsometer.
The crystalline phase of PZT thin films was identified by
x-ray diffraction model Shimatsu XD-5.
Aluminum was used as the top electrode. The top alumi-
num electrodes were evaporated and patterned using a wet
etching process with H3PO4. Postmetallization annealingaElectronic mail: pcjuan@ns1.mit.edu.tw.
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was performed at 400 °C in nitrogen ambience for 60 s. The
sputtered La2O3 films were examined by x-ray photoelectron
spectroscopy and secondary ion mass spectroscopy SIMS.
The relative dielectric constant of La2O3 films was 14, which
was extracted from our Al /La2O3 /Si metal-insulator-
semiconductor result. The capacitance-voltage C-V charac-
teristics of Al /PZT /La2O3 /p-Si MFIS capacitors were
measured by Agilent 4980 LCR meter.
III. RESULTS AND DISCUSSION
A. Physical properties
1. Depth profile
Figures 1a and 1b show the SIMS profiles of
600 °C-annealed and 800 °C-annealed PZT /La2O3 /Si
samples, respectively. It is clear that although the depth of
outdiffusion of Pb, Zr, and Ti atoms increases with increas-
ing annealing temperature, the outdiffusion of these atoms is
still contained within the La2O3 layer even if the annealing
temperature is as high as 800 °C. Thus, the La2O3 insulator
serves as a good barrier layer to suppress Pb diffusion into
silicon substrate. The PZT /La2O3 /Si structure prepared by
high temperature annealing after ferroelectric PZT deposition
can meet the thermal requirement for complementary metal-
oxide semiconductor process.
2. Surface morphology
The surface roughness in Figs. 2a–2c have the post-
annealing conditions of 600, 700, and 800 °C, respectively.
The estimated grain sizes and root-mean-square rms sur-
face roughness of PZT /La2O3 structures are listed in Table I.
The grain size increases with increasing annealing tempera-
ture while the surface roughness shows different. The value
of rms surface roughness slightly decreases with increasing
FIG. 1. SIMS profiles of a 600 °C-annealed and b 800 °C-annealed
PZT /La2O3 /Si MFIS samples.
FIG. 2. AFM morphology of PZT /La2O3 thin films deposited at the post-
annealing temperatures of a 600 °C, b 700 °C, and c 800 °C.
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the annealing temperature from 600 to 800 °C. It indicates
that as the annealing temperature increases, the surface be-
comes smooth with a larger grain size.
B. Electrical properties
1. Memory window
Figure 3 shows the C-V hysteresis of the
Al /PZT /La2O3 /p-Si structure with the sweep voltages from
2 to 10 V. The memory window is defined by the flatband
voltage shift VFB of the C-V curves when the bias voltage
swept from accumulation to inversion and back. The clock-
wise C-V hysteresis implies that the memory window results
from ferroelectric polarization. Figure 4 shows the relation-
ship between memory window and sweep voltage for
Al /PZT /La2O3 /Si capacitors at different annealing tempera-
tures. The memory window reaches a maximum value of
0.6–0.7 V when the sweep voltage is larger than 7 V in the
annealing temperatures of 700 and 800 °C. The theoretical
memory window is W2dfEC Ref. 13 by assuming
Pr / Ps1,
14,15
where Pr and Ps are the remanent and spon-
taneous polarizations, respectively. df and EC are the PZT
thickness and coercive electric field, respectively. The volt-
age drop across the ferroelectric layer Vf and the insulator
layer Vi can be expressed as
Vf
Vi
=
dfi
di f
, 1
where df and di are the film thicknesses of the ferroelectric
and insulator, respectively.  f and i are the dielectric con-
stants of the ferroelectric and insulator, respectively. For a
PZT thickness if 160 nm, the Vf /Vi ratio is 16014 /16
500～1:3. Therefore, the voltage across the PZT layer
is given by about one-fourth of the total applied voltage. For
an applied voltage of 7 V, 1.75 V is applied across the PZT
layer. The electric field across the PZT layer is about 110
kV/cm. From our previous Au/PZT/Pt capacitor result, the
remanent polarization and the coercive field under the elec-
tric field are 3.5 C /cm2 and 25 kV/cm, respectively. Thus,
the theoretical memory window can be calculated as 2dfEC
0.8 V, which is close to the measured memory window of
0.7 V.
The difference between theoretical and measured values
is due to charge injection effect.16 Therefore, the memory
window can be rewritten as
W  2dfEc − VFB,ci, 2
where VFB,ci is the flatband voltage shift caused by the charge
injection. At the annealing temperature of 600 °C, the
memory window decreases with increasing sweep voltage
and becomes negative when the sweep voltage is larger than
9 V. Thus, the effect of charge injection is more serious at the
annealing temperature of 600 °C. The charge injection is
consistent with the surface roughness measured in this case;
that is, the higher rms for surface roughness suggests that the
interface between ferroelectric/insulator stacked layer and
silicon becomes worse. The other reason for the size of
memory window is the ferroelectric electricity. In general,
the low crystallization temperature will result in small
memory window due to lack of ferroelectric PZT phase.
However, at high annealing temperature such as 800 °C, ex-
tensive crystallization gives the increase in dielectric con-
stant, which means that the charge injection from Si substrate
is enhanced. Therefore, the memory window of 800 °C is
comparable with that of 700 °C.
TABLE I. Surface roughness and estimated grain size obtained from the
AFM micrograph of PZT /La2O3 stacks deposited on the silicon surface in
the annealing temperature range of 500–800 °C.
RTA temperature
°C
rms roughness
nm
Estimated grain size
nm
500 2.503 48.13
600 3.648 50.37
700 3.316 56.36
800 3.255 149.06
FIG. 3. The C-V hysteresis of the Al /PZT /La2O3 /p-Si structure with the
sweep voltages from 2 to 10 V.
FIG. 4. The performance of memory window for Al /PZT /La2O3 /Si thin-
film capacitors at annealing temperatures of 600, 700, and 800 °C. The PZT
thickness is 160 nm.
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Figure 5 shows the memory window with varying the
insulator thickness. The effective electric field of the insula-
tor layer can be expressed as14
Ei =  ioxdf
 foxdi + ioxdf +  fidox
VGdi , 3
where ox is the dielectric constant for native SiO2. It is
assumed that there is a very thin native SiO2 layer at the
silicon surface but the thickness of the native SiO2 layer can
be neglected. The effective field of the insulator layer in the
thicker ferroelectric layer PZT=250 nm is comparatively
larger and the charge injection effect is larger for the La2O3
insulator with higher electric field. As a result, the memory
window becomes more negative for the MFIS capacitors
with thicker 250 nm PZT.
2. Flatband voltage shift
Figure 6 shows the flatband voltage shift with sweep
direction swept either from negative or positive bias at dif-
ferent postannealing temperatures. At the annealing tempera-
ture of 600 °C, the flatband voltage VFB is shifted to the left
when the voltage is applied from accumulation to inversion,
as shown in Fig. 6a. This means that there are oxide
trapped charges due to holes in this process. The VFB de-
creases with increasing sweep voltages, which means that the
trapped holes in the PZT and/or La2O3 layers increased with
sweep voltage. For the annealing temperature larger than
700 °C, VFB shifted to the left when the voltage applied from
accumulation to inversion is reduced. At high annealing tem-
perature of 800 °C, Fig. 6b shows that the flatband voltage
VFB increases with increasing sweep voltage when the swept
voltage changes from negative to positive, which indicates
that the dominant mechanism is ferroelectric polarization.
The effect of charge injection is reduced for the higher an-
nealing temperature.
3. Energy band diagram
Figures 7a and 7b show the energy band diagrams of
the Al /PZT /La2O3 /Si MFIS structure under negative and
positive gate biases, respectively. The energy band gap of
La2O3 is 5.5 eV.9 The La2O3 /Si barrier height for electron
was calculated from Schottky emission to be 2.3 eV.9 An
electron affinity of 1.75 eV for La2O3 is obtained. The en-
ergy barrier for holes at the La2O3 /Si interface is thus 1.1 eV.
When the gate bias is negative, the MFIS capacitor is in
accumulation. When the gate bias is large enough, the elec-
trons in the top electrode can be emitted to the PZT layer and
could cause the impact ionization in the silicon substrate and
electron and hole pairs will be created. This is called the
VG0 process in this article. When the gate bias is positive,
the MFIS is either in depletion or inversion. When the gate
bias is large enough, the electrons in the silicon substrate can
be emitted to the PZT layer and/or La2O3 insulator by ther-
mionic emission and trapped in the PZT layer and/or La2O3
insulator. This is called the VG0 process. Due to a large
conduction-band offset at the La2O3 /Si interface for elec-
trons, a few electrons can jump this large barrier. The pro-
posed energy band diagram is consistent with our measure-
ment results.
FIG. 5. The performance of memory window for
Al /PZT /La2O315 nm /Si thin-film capacitors with ferroelectric thick-
nesses of 160 and 250 nm. The PDA temperature is 700 °C.
FIG. 6. Flatband voltage shift VFB with different sweep directions for a
600 °C-annealed and b 800 °C-annealed PZT /La2O3 /Si MFIS samples.
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IV. CONCLUSION
In summary, we have fabricated Al /PZT /La2O3 /Si
MFIS thin-film capacitors. The C-V memory window is
close to the theoretical estimate of 0.8 V. The size of memory
window is measured as a function of annealing temperature.
An energy band diagram of the Al /PZT /La2O3 /Si system is
proposed to explain the memory window and flatband volt-
age shift VFB. Hole trapping is shown to be the mecha-
nism for VFB at those 600 °C-annealed PZT /La2O3 /Si
samples. The use of wide band gap and high-k La2O3 as the
insulator layer and PZT as the ferroelectric layer in MFIS
structure is shown to be feasible in the nonvolatile memory
applications.
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